# **FIDES-P1 AC – DC Power Device**

# AC DIRECT LED DRIVER

**PRELIMINARY BRIEF DATA** 

The FIDES free voltage AC to DC LED driver using patented Yeonmoon Jeong Adaptive AC phase currents to voltages with zero currents valley fill power device are smart LED power driving chipset for supports all the attractive features of ECO LED lighting products such as high efficiency 95% over with excellent PFC 0.95, ultra small package, low cost, design flexibility, and easy design-in, these parts are targeted to more sophisticated applications and offer several enhanced technology and features, including continuous AC and DC both of input voltage coverage from 10-300V wide ranges and output load up to 5 to 100Watts without aluminum electrolytic capacitor and transformer.

The isolation power and non-isolation power for LED switch transistors are external of main chipset for supports design free are no requires reducing power consumption of the constituent devices such as multi output power provide redundancy.

Also included built-in features likes thermal sensor, direct connection to external ambient sensor is automatic LED brightness control self thermal controller and PLC communication makes smart grid network.

The employed phase current detection technology is automatically current error corrections for each LED load current transition. This phase current driving technology is compensation to regulated AC input with LED loads to independently protection for over power and open or short circuits protection with over-temperature controls.

# FIDES-P1 QFN-36 Engineering sample (6mmX6mm)

CV,CC accurate PWM modulation for constant current by supplied voltaic driving it ideal for configuration to multiple LED applications.

This document was written by JEONG YEONMOON. All rights reserved. No part of this publication may be reproduced, or transmitted in any form by any means, electronic, mechanical, photocopying, recording or otherwise, without prior permission of JEONG YEONMOON. These features simplify the task of the LED monitor back light or LED bulb and QFN36 small package are supports the smart fixture design and allow for the use for lower-end Factories.

# FEATURES

- Free input AC10~300V Range
- Un regulated DC input
- Up to 3 LED group in series
- Dimming support : Thermal surveillance to extend LED life time, Day and night luminance Power Configurable
- Direct connect illumination driver Installed
- 125°C shutdown and selectable Temperature(60°~125°) synchronized controller embed

• On/Off and Dimming by PLC modem to seamless attachable option (SPI)

# TYPICAL APPLICATIONS

LED TV, Monitor, High power LED lighting
Etc



4Metal 2Poly(27layer) 0.350M CMOS Process

# **Typical Application Circuit**



# **Terminal descriptions**

# IO: I=input, O=output, B=Bidirectional, - = no connection

| Pin | Pin     | Description  | Circuit                        | Voltage |
|-----|---------|--|--------------------------------|---------|
| #   | Name    |  | ( shows Input or output port ) |         |
|     | General | Every pins except ground and power<br>supply pins have ESD (Electrical<br>static damage) protection diodes<br>between pin and ground and VDD<br>potential. | VDD<br>Pin<br>GND1             |         |
| 1   | GND1    | Ground for large current. Connect to near minus port of bridge rectifier diode.  | (Bi-directional)               | 5V      |

Rev.: FIDES P1

jeong.osc@gmail.com

| 2  | VDD  | Power Supply for chip                           | VDD                                |         |
|----|------|---|------------------------------------|---------|
|    |      | 5 +/- 0 5V                                      |                                    | 01/     |
|    |      |   |                                    | 0 1     |
|    |      |   | GND1                               |         |
|    |      |   |                                    |         |
|    |      |   |                                    |         |
| 3  | SVO  | PWM output for Sub-regulator                    | (Logic Output)                     | 0 – 5V  |
|    |      | The NMOS load is needed.                        | VDD                                |         |
|    |      |   | svo .                              |         |
|    |      |   |                                    |         |
|    |      |   |                                    |         |
|    |      |   | GND1                               |         |
| 4  | LPFO | Low pass filter output for Sub-regulate         | or (Analog Output), (Analog Input) | 0.3 –   |
|    |      |   |                                    | 4.5V    |
|    |      | Load Impedance: > 100Konm                       |                                    |         |
| 5  | SVS  | Low pass filter input for sub-regulator         | SVS 1.5K 1.5K ≶                    | 1 161/  |
|    |      | Lag-lead LPF can be available to                |                                    | 1.100   |
|    |      | connect capacitors and resistors                | COMP                               |         |
|    |      | externally between 3V3 and LFFO.                |                                    |         |
| 6  | ACI  | Full wave AC signal input. Vin 1 to             | (Analog Input)                     | 1.66V   |
|    |      | 2Vpp.   |                                    |         |
|    |      | PC pattern layout has to be paid                |                                    |         |
|    |      | attention in order to avoid noise               |                                    |         |
|    |      | injection through PC pattern.                   |                                    |         |
| 7  | VDT  | AC signal input for multi-phase                 | (Analog Input)                     |         |
|    |      | generation.                                     | VDT                                | _       |
|    |      | This pin is valid while ISS pin is set to       | 1.5K                               | (1): 7) |
|    |      | zero level.                                     |                                    | (HI-Z)  |
|    |      | (The AC signal has to be detected               |                                    |         |
|    |      | before rectifier)                               |                                    |         |
|    |      |   |                                    |         |
|    |      |   |                                    |         |
| 8  | VS0  | Reference voltages for AC phase ang generation. | le (Analog Input)                  |         |
| 9  | VS1  |   | VDT                                | -       |
|    |      | VSU: high side of reference voltage             |                                    |         |
|    |      | VS1: low side of reference voltage              |                                    | Hi_7    |
|    |      | -   | to<br>Encoder                      | 111-2   |
|    |      |   | VS1 or                             |         |
|    |      |   |                                    |         |
| 10 | GNDO | Quiet ground for mainly analog circuit          |                                    | 0       |
|    |      |   |                                    | -       |
|    |      | I he potential of this ground should be hi      | gher than GND1.                    |         |
| 11 | SML  | Voltage setup for quick charge level.           | (Analog Input)                     |         |
|    |      |   |                                    |         |

| 12 | TS  | Internal reference voltage=0.5V.<br>The input voltage must not exceed 3V<br>in every condition.<br>Temperature detection starts level<br>setup.  | SML 2.8K   | -<br>Hi-Z |
|----|-----|--|--|-----------|
|    |     | The DC level of this pin can select<br>following temperature level setup;<br>60C=0.188V, 65C=0.563V,<br>70C=0.938V, 75C=1.313V, 80C=1.688V,<br>85C=2.063V.<br>The accuracy of external voltage setup<br>resistors have to be within +/-2%. | TS<br>10K<br>ADC<br>Latch<br>7   | -<br>Hi-Z |
| 13 | ADo | Chip selection for serial register data transmission. The combinations are:  | (Logic Input)  |           |
| 14 | ADı | (ADo,AD1)=(0,0), (0,1), (1,0) or (1,1)<br>With 200Kohm Pull-down resistors   | AD0<br>BUF<br>AD1<br>BUF<br>200K<br>Dec<br>4<br>Dec<br>200K                          | οV        |
| 15 | PS  | Photo sensor input<br>oV= maximum brightness of LED<br>2.4V=turns LED off<br>Continuous brightness control can be<br>available between oV and 2.4V.  | (Analog Input)   | -<br>Hi-Z |
| 16 | СК  | Serial Clock input for external control  | ( Logic Input and Output)  | Hi-Z      |
| 17 | DA  | Serial Data IO from external control   |  | Hi-Z      |
| 18 | RW  | Serial data Read or Write selection<br>Logic level =0 - 5V   | DA<br>Level Shift<br>Register to latch<br>CK<br>Level Control<br>RW<br>Level Shifter | -<br>Hi-Z |
| 19 | V3M | Regulated 3V output  | ( Analog Output)   | 3.0V      |
|    |     | I-output <500uA  |  |           |

|    |      |   | BGR 1.16V V3M   |                                   |
|----|------|---|---|-----------------------------------|
| 20 | SBP  | Bypassing a LED or two LEDs   | (Logic input)   |                                   |
|    |      | o=All LEDs available, 1=Bypass LEDs.  | LED<br>phase Sel. One-Shot<br>LED<br>CDL<br>CDL   | -<br>Hi-Z                         |
| 21 | ISS  | AC phase generator source selection   | (Logic Input)   | -                                 |
|    |      | o=VDT input, 1=ISo input  | Refer to VDT (pin 7)  | Hi-Z                              |
| 22 | ТО   | Internal status monitor output  | (Analog Output)   |                                   |
|    |      | The monitored signals are selected by MON<3:0> which data is set up by  | Monitored 16<br>Signal  | Open at                           |
|    |      | serial data.  |   | default                           |
|    |      | The 1 by 16 selectors, SEL1 and SEL2,<br>are selected by S<3> switch.<br>Refer to table-1 for monitored signals | Monitored 16<br>Signal SEL2 S<3><br>MON<3:0>/4 SEL1/2<br>selection  | Depending<br>on register<br>setup |
|    |      |   |   |                                   |
| 23 | OINV | The polarity of output of LED drive pins, LDo, LD1 and LD2,   | (Logic Input )  | 3N                                |
|    |      | o=normal polarity 1=reversed polarity<br>This is used when LED drive FETs are<br>needed to be inverted twice.   | BPO<br>BUF<br>BUF<br>BUF<br>BUF<br>BPO<br>BUF<br>BPO<br>BUF<br>BPO<br>BUF<br>BPO<br>BUF<br>BPO<br>BO<br>BO<br>BO<br>BO<br>BO<br>BO<br>BO<br>BO<br>BO<br>B |                                   |
| 24 | CDL  | Timing capacitor to generate pulse width of LDo division.   | ( analog Input)   | o-3A                              |
|    |      | Around a 100pF externally connected capacitor recommended   | AC phase<br>divided sig.<br>BUF<br>Hook<br>Phase<br>division<br>CDL   |                                   |
| 25 | BP1  | LED Bypassing control signal output   |   | $0 - r^{V}$                       |
| -2 |      | Active low output.  | ( Logic ootpot)   | ~ 5*                              |
|    |      |   |   |                                   |

|          |      | An NFT or a NPN BJT is needed for a load.   | BP1<br>→ Level<br>Shifter → BUF →                          |           |
|----------|------|---|--|-----------|
| 26       | ISo  | LED current sense input.<br>A register, Rs, has to be connected<br>between ISo pin and ground<br>externally.<br>The resistance can be calculated as;<br>Rs=0.3/I_LED (I_LED=LED current)<br>Ex) if I_LED=100MA, then Rs=3 ohms. | (Analog Input)   | -<br>Hi-Z |
| 27<br>28 | GND1 | Ground. Same as GND1.<br>not used   | See GND1 and VDD.  | oV        |
| 29       | LD2  | LED2 driver output. External power<br>NMOS needed. Turns on at top<br>voltage of AC.  | LD2<br>Level BUF<br>Phase<br>splitter<br>Logic Shifter     | o - 5V    |
| 30       | LDı  | LED1 driver output. External power<br>NMOS needed.<br>Turns on at middle voltage of AC.   |  |           |
| 31       | LDo  | LEDo driver output. External power<br>NMOS needed.<br>Turns on at lower voltage of AC.  | This buffer circuit is applied<br>to BP1, SW0, SW1 and SW2 |           |
| 32       | SW2  | Voltage boosting output. Power<br>NMOS is needed externally.  | (Logic Output)   | 0 - 5V    |
| 33       | SW1  | Buck switcher. External Power NMOS is needed externally.  | Error<br>signal<br>Timing<br>Control                       |           |
| 34       | Swo  | Voltage switcher. High-side Gate<br>driver chip needed externally   | Judged Signal<br>IS0 < 0.3V                                |           |
| 35       | SMC  | Quick discharge driver output.<br>Charged voltage to the external<br>capacitor by AC rectified wave (ripple)<br>is discharged at certain ripple level<br>which is defined at DC level of SML<br>(pin 11).                       | (Logic Output)   | 0 – 5V    |

| 36 | SVDD | Sub-regulator power supply | SVDD | 5.0V |
|----|------|----------------------------|------|------|
| -  |      |                            |      | -    |
|    |      | SVDD=5.0+/-0.5V            |      |      |
|    |      |                            |      |      |
|    |      |                            | GND1 |      |
|    |      |                            |      |      |
|    |      |                            |      |      |

Rev.: FIDES P1

jeong.osc@gmail.com

This document was written by JEONG YEONMOON. All rights reserved. No part of this publication may be reproduced, or transmitted in any form by any means, electronic, mechanical, photocopying, recording or otherwise, without prior permission of JEONG YEONMOON.

| Item                    | Symbol | Parameter                              | min     | typ | max     | unit | Condition          |
|-------------------------|--------|--|---------|-----|---------|------|--------------------|
| Rated Voltage<br>Range  | VDD    |  | 4.5     | 5.0 | 5.5     | V    | Max V =6.0V        |
| Junction<br>Temperature | Tj     |  | -40     | 25  | 125     | °C   |                    |
|                         |        |  |         |     |         |      |                    |
| Logic Low input V       | ViL    | AD0, AD1,ISS, SBP, RW, CK, DA, REGSEL, | 0       |     | 0.2VREF | V    |                    |
| Logic High input V      | ViH    | OINV                                   | 0.8VREF |     | VREF    | V    |                    |
| Logic Low output V      | VoL    |  | 0       |     | 0.2VREF | V    |                    |
| Logic High output V     | VoH    | DA Terminal                            | 0.8VREF |     | VREF    | V    |                    |
| Low Level output I      | IoL    | DA Terminal                            |         |     | -1      | mA   |                    |
| High Level output I     | IoH    |  | 1       |     |         | mA   |                    |
| Switch Clock Freq       | FCLK   |  |         | 200 |         | KHz  |                    |
| Dimmer range            | DIM    |  | 1       |     | 255     |      |                    |
| Drive current           | I_DRV  | LD0-2、SW0,1,2,3 Terminal               | 40      |     | •       | mA   |                    |
| Regulator output        | VREF   | VREFO Terminal                         | 2.95    | 3.0 | 3.05    | V    |                    |
| Max AC V detect         | V_AC   | VDT Terminal                           | 0       |     | VDD     | V    |                    |
| LEDV divide             | V_LEDD | VS0, VS1                               | 0.1     |     | VDD     | V    |                    |
| Ambient detect          | VL     | PS Terminal                            | 0.15    |     | 1.5     | V    |                    |
| LEDcurrent<br>Threshold | VTHIS  | IS0 Terminal                           |         |     |         | V    | Comparate with saw |
|                         |        |  |         |     |         |      |                    |
| Power consumption       |        |  |         |     | 5       | mA   |                    |

Table 1

Monitored signal selection (Output at "TO")

| # | MON   | T0 S<3>=0                       | Voltage | T0 S<3>=1                   | Volt |
|---|-------|---------------------------------|---------|-----------------------------|------|
|   | <3:0> |                                 |         |                             | -age |
| 0 | 0000  | Open                            | _       | Open                        | _    |
| 1 | 0001  | GNDQ ( quiet Ground)            | 0       | GNDQ ( quiet Ground)        | 0    |
| 2 | 0010  | BGRO(Band Gap Regulator) output | 1.16V   | RNX( Power On reset output) | 0    |

This document was written by JEONG YEONMOON. All rights reserved. No part of this publication may be reproduced, or transmitted in any form by any means, electronic, mechanical, photocopying, recording or otherwise, without prior permission of JEONG YEONMOON.

| 3  | 0011 | V3Q (Quiet 3V)                      | 3V     | V3N (Noisy 3V)                               | 3V    |
|----|------|-------------------------------------|--------|--|-------|
| 4  | 0100 | VHA (ADC6 Reference High Voltage)   | 2. 43V | VLA(ADC6 Reference Low Voltage)              | 1.7V  |
| 5  | 0101 | ADTA (Temperature voltage for ADC)  | 3V     | TAO (Temperature Sense Voltage)              | 1.85V |
| 6  | 0110 | GNDQ (quiet Ground)                 | 0      | GNDQ (quiet Ground)                          | 0     |
| 7  | 0111 | VSWO (Saw Tooth wave of main reg)   | 2V     | ISOOO ( LED Current Sense<br>Buffer Voltage) | 0. 3V |
| 8  | 1000 | CK39 (Around 39Hz output)           | Pulse  | ILMLO (ISOOO & O.12V Comparator<br>Output)   | 0     |
| 9  | 1001 | CK78 (Twice Frequency of CK39)      | Pulse  | CK10K (10KHz clock output)                   | Pulse |
| 10 | 1010 | CKMON (Clock Signal)                | Pulse  | DMO ( Dimmer Pulse output)                   | Pulse |
| 11 | 1011 | ISRPO (Error Amp Comparator Output) | 0      | LSRPO (Error Amp ILM Output)                 | Pulse |
| 12 | 1100 | ACZ (AC zero Cross Output)          | Pulse  | ACPLS -Not used                              |       |
| 13 | 1101 | MODU (DUEN (Up/Down) Output)        | Pulse  | MOMCK (Sub -reg clock output)                | Pulse |
| 14 | 1110 | SHTDWN (Shut Down at Tj>125C)       | 0      | Open   |       |
| 15 | 1111 | Open                                |        | Open   |       |

Internal temperature sensor temp vs V

Shutdown V = 1.79V



#### Rev.: FIDES P1

This document was written by JEONG YEONMOON. All rights reserved. No part of this publication may be reproduced, or transmitted in any form by any means, electronic, mechanical, photocopying, recording or otherwise, without prior permission of JEONG YEONMOON. jeong.osc@gmail.com

SPI interface timing

Host MPU to P1 data write.

P1 send the data to host MPU.

Write timing



### Read timing(address reserved)



### **Detailed Description**

The FIDES-P1 is a highly integrated, flexible, multi-string LED driver that uses external MOSFETs to allow high LED string currents, and includes temperature power supply control to maximize LED life efficiency. The driver optionally connects to a LED string faults fix-up functions help to black out of luminaire system.

The easy install to plug in light sensor offer automatic dimming control for intelligent ECO power saving. Synchronization for use in FIDES SPI format to controlled LED TV backlight applications.

The drivers provide multiple methods of controlling LED brightness, through both peak current control and pulse width control of the PLC and light sensor, internal temperature drive signals. Peak temperature control offers excellent MTBF consistency, while pulse width control allows brightness management.

Rev.: FIDES P1

An on-chip temperature sensor is selectable variable register values. At over temperature, automatically shut-down or decrees power driving. All resister values are read and wright to changeable through the serial interface if a different power condition is desired.

# QFN-36 Package Typical Pad Layout

### QFN-36 Package Dimension



The FIDES-P1 is supplied in a RoHS compliant leadless QFN-36 package. The package is lead (Pb) free, and used a 'green' compound. The package is fully compliant with European Union directive 2002/95/EC.

This package is 6mm x 6mm. The solder pads are on a 0.50mm pitch. The above mechanical drawing shows the QFN-36 package. All dimensions are in millimeters.

The center pad on the base of the FIDES-P1 is internally connected to AGND.

The date code format is XXYY where XX = two-digit week number, YY = two-digit year number.

### **Solder Reflow Profile**



The FIDES-P1 is supplied in Pb free QFN-36 package. The recommended solder reflow profile for package options is show above.

Rev.: FIDES P1

# Table for Reflow Profile Parameter Values

The recommended values for the solder reflow profile are detailed in this table. Values are shown for both a complete Pb free solder process.

| Profile Feature  | Pb Free Solder Process              | Non-Pb Free Solder Process          |
|--|-------------------------------------|-------------------------------------|
| Average Ramp Up Rate ( $T_s$ to $T_p$ )  | 3°C / second Max.                   | 3°C / Second Max.                   |
| Preheat<br>- Temperature Min (T <sub>s</sub> Min.)<br>- Temperature Max (T <sub>s</sub> Max.)<br>- Time (t <sub>s</sub> Min to t <sub>s</sub> Max) | 150°C<br>200°C<br>60 to 120 seconds | 100°C<br>150°C<br>60 to 120 seconds |
| Time Maintained Above Critical Temperature<br>T <sub>L</sub> :<br>- Temperature (T <sub>L</sub> )<br>- Time (t <sub>L</sub> )                      | 217°C<br>60 to 150 seconds          | 183°C<br>60 to 150 seconds          |
| Peak Temperature (T <sub>p</sub> )   | 260°C                               | 240°C                               |
| Time within 5°C of actual Peak Temperature $(t_{\rm p}) \label{eq:tp}$   | 20 to 40 seconds                    | 20 to 40 seconds                    |
| Ramp Down Rate   | 6°C / second Max.                   | 6°C / second Max.                   |
| Time for T= 25°C to Peak Temperature, $T_p$  | 8 minutes Max.                      | 6 minutes Max.                      |

© 2012 FIDES. All rights reserved. / Rev.: FIDES P1 DEC 2012

FIDES, logo and combinations thereof, and others are registered trademarks or trademarks of FIDES Corporation or its subsidiaries. Other terms and product names may be trademarks of others.

Disclaimer: The information in this document is provided in connection with FIDES products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of JEONG YEONMOON.

EXCEPT AS SET FORTH IN THE FIDES TERMS AND CONDITIONS OF SALES LOCATED ON THE FIDES WEBSITE, FIDES ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY

RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT.

IN NO EVENT SHALL FIDES BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS AND PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF LGC HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. FIDES makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and products descriptions at any time without notice. FIDES does not make any commitment to update the information contained herein. Unless specifically provided otherwise, FIDES products are not suitable for, and shall not be used in, automotive applications. FIDES products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.

Rev.: FIDES P1

jeong.osc@gmail.com

This document was written by JEONG YEONMOON. All rights reserved. No part of this publication may be reproduced, or transmitted in any form by any means, electronic, mechanical, photocopying, recording or otherwise, without prior permission of JEONG YEONMOON.